Abstract-
Voltage of v C in the event of an input power outage of the front-end converter 1 Frequency of Δi a . ω 2 Frequency of Δi d . N Number of hold-up cycles with respect to the period of the dc-link voltage ripple with the proposed dclink module.
I. INTRODUCTION
A CAPACITOR-supported system consists of multiple power converters interconnected by a dc link. The dc-link voltage is maintained by a capacitor bank that absorbs instantaneous power difference between the input source and output load, minimizing voltage variation on the dc link, and providing sufficient energy during the hold-up time of the system. Among different types of capacitor, aluminum electrolytic capacitors (E-Caps) are the most popular choice because of their high volumetric efficiency and low cost. However, they suffer from the drawbacks of high equivalent series resistance (ESR); low ripple current capability; bottleneck of the voltage rating; relatively short lifetime compared to other components; and considerable maintenance work.
Advances in power film capacitor technology are emerging for dc-link filtering [1] , [2] . Power film capacitors outperform aluminum E-Caps in terms of ESR, self-healing capability, life expectancy, environmental performance, dc-blocking capability, ripple current capability, and reliability. Although low-voltage and high-value film capacitors are available, the capacitance of the high-voltage film capacitors still cannot compete with E-Caps, due to their relatively low volumetric efficiency and high cost. To lessen the dependency of the dc-link capacitance, there are many prior-art methods, based on the following approaches:
1) Performance trade-off:-This method allows a larger voltage ripple across the dc link with a smaller capacitance. However, it is practically less impressive as the system performance will be degraded. It is more suitable for certain applications, like the ones in [3] - [5] . A set of design procedure is given in [6] for the optimization of capacitor bank.
2) Reduction of the dc-link capacitor current with sophisticated control:
The concept is based on reducing the ripple current flowing through the dc-link capacitor [7] - [12] . The front-stage converter is an active rectifier in [7] - [10] , and a step-up dc-dc converter in [11] , [12] , while the output is an inverter. Their key advantage is that no additional circuit is needed. However, those control methods cannot be applied to systems with front-end diode-bridge rectifier. Apart from requiring a sophisticated controller, some of them also rely on specific relationship in the operating frequency between the converters connected [7] , [10] , [11] . The method given in [8] is limited to three-phase systems. The controller described in [7] is based on assuming an ideal energy conversion. Thus, the actual input current would be distorted unless multiple cell load inverters are used. The performance of those controllers is greatly dependent on the accuracy of the computations [9] , [12] and affected by the overall time delays of the control loops.
3) Increase in the frequency of the dc-link voltage ripple:
A double frequency front-end converter with multiphase switching is proposed in [13] to reduce the ripple voltage. However, the approach cannot reduce the dc-link capacitance significantly. 4) Ripple cancellation circuit with a coupled element: In [14] , a coupled inductor is applied to cancel the voltage ripple of the dc input, dc output, or dc link of a power converter. The concept is based on assuming that the capacitor used in the storage tank is infinite. But in reality, the capacitance has a finite value, and the coupled inductor filter and the capacitor form a low-pass filter. To avoid large-sized coupled windings, the technique is more suitable for filtering high-frequency ripples or noise, such as switching ripple, EMI filtering. Moreover, the dynamic response of the capacitor may be degraded due to the series-connected coupled winding. Apart from the aforementioned methods, active power filters can also be used for reduction of the dc-link capacitance as presented in [15] - [28] . It is based on connecting an auxiliary circuit in parallel with the dc-link capacitor. The added circuit serves as an active impedance or energy source. Different methods of implementing the auxiliary circuit are given. In [16] , the auxiliary circuit has a single switch with a dissipative resistor. In [20] , a relay is placed at the input line and is activated, depending on the dc-link voltage level, resulting in a stable dc-link voltage, but at the expense of reducing the input power factor of the entire system. In [15] , [17] , and [22] , an H-bridge circuit with a current source (inductor) is used to minimize the ripple current of the dc-link capacitor. However, the high inductor current stress and high switching frequency requirement in [22] are the major practical challenges of the method. A current injection method was applied in [18] , [19] , [21] , and [23] by a half-bridge structure. In [24] and [25] , a two-switch converter that can operate bidirectionally in both buck and boost modes is used for the H-bridge front-end and dc current electrical load application. In [26] , a series-connected dual boost converter is as the shunt active filter for a three-phase diode rectifier front-end conversion system. In [27] , the ripple reduction circuit allows an additional power port for enhancing the dynamic response of the whole system. In [28] , a single switch, diode, and capacitor circuit is added in parallel with the input capacitor of a microinverter to reduce the overall capacitance requirement. The common challenge of all these methods is that the components used in the auxiliary circuit are under a high voltage stress, which could be as high as the dc-link voltage. Moreover, the impact of the active filters on the hold-up behavior of the dc-link has not been explored in [15] - [28] .
This paper presents a module that can reduce the required dclink capacitance. Its operating principle is based on connecting a series voltage source between the dc-link capacitor and the load. The energy storage in the whole system is reduced, making it possible to replace the high-value E-Caps with low-value high-performance capacitors. The voltage compensator is of low voltage and low power rating, as it only produces low voltage and handles reactive power. voltage counteracting Δv C with its dc component equal to zero (i.e., v ab = Δv C ). Thus, v d has the same dc value as that across C, but with a zero ripple voltage under the ideal condition. Such architecture allows a high voltage ripple on C, implying that the value of C can be made smaller, but at the expense of increasing the magnitude of v ab .
v ab is a dc-ac converter with a full-bridge (FB) circuit and an output filter formed by the inductor L f and the capacitor C f . A half-bridge circuit can also be used if the current i d is unidirectional. The dc side of the FB is connected to a dc voltage source, like a capacitor or a voltage source, with voltage v DC . The gate signals for the switches S 1 ∼S 4 in the FB are generated by a PWM modulator. Depending on the type of the dc source used, the control signal v con is obtained by sensing different parameters. There are two possible configurations. The first one utilizes a capacitor for the dc source, while the second one has an external supply connected to it. Since the first configuration gives a simpler solution, it will be studied in this paper. A dc analysis of the circuit shown in Fig. 1 gives
Δi a and Δi d are expressed as
Δi a and Δi d can be of any periodic form with multiple frequency components. Without loss of generality, only sinusoidal components of frequencies ω 1 and ω 2 are considered for Δi a and Δi d , respectively. Δv C and v ab can be expressed as
Based on (4) and (5), P ab in a period T is given by
The proof of (6) is given in the appendix. It can be noted that P ab equals zero except in a special case when ω 1 = ω 2 and δ 1 = δ 2 . Therefore, the voltage compensator ideally handles reactive power only in all of the other cases. For the special case concerned, the dc-link capacitance can be reduced by the synchronization control of the phases δ 1 and δ 2 [10] .
The apparent power S ab handled by the voltage compensator is
where ΔV C,rms is the root-mean-square (RMS) value of Δv C .
Comparing with the apparent power of the main power con-
As ΔV C,rms < < V C , the apparent power rating of the voltage compensator (i.e., S ab ) is much smaller than that of the main system.
The relationship between the steady-state value of V ab and V DC,ref is expressed as where
and |Δv os | is the amplitude of the ripple voltage of v os .
Ideally, v os is a dc voltage. Thus, |Δv os | = 0. As
Consider the control mechanism in Fig. 2 v
where Fig. 3 shows the waveforms of the dc-link capacitor voltage v C , modulating signal v m , carrier signal v tri , and the voltage across C DC , v DC . To study the voltage ripple across C DC , t 0 and t 1 in Fig. 3 are defined as the two time instants when Δv C is across zero within one period. During the time interval from t 0 to t 1 , C DC is being charged by the load current and its voltage increases from minimum to maximum. The introduction of the third term [αV C + v os (t)] /V tri in (11) is related to the dc component of v ab due to asymmetrical switching or power losses in the voltage compensator in practical operation, which has negligible impact on the steady-state voltage ripple across C DC . Therefore, it is neglected in the following analysis of the voltage ripple across C DC . Based on Fig. 3 and the SPWM principle discussed in [29] , the voltage across C DC between t 0 and t 1 is given by (12) , as shown at the bottom of the page.
From t 0 to t 1 , the net charge of the filter capacitor C f by i C f is zero; therefore, when ω 1 = ω 2 , the voltage ripple on C DC , 2|Δv DC |, is given by
For practical applications, when ω 1 << ω 2 , the effect of the second terms of (5) and (13) is negligible, and sin(
The aforementioned equation is also applicable for the case when ω 2 is even multiples of ω 1 as sin(ω 2 t 1 + δ 2 ) = sin(ω 2 t 0 + δ 2 ). The voltage across C DC is therefore presented by
The output voltage of the voltage compensator v ab is The first term of (16) 
III. HOLD-UP TIME ANALYSIS OF THE DC-LINK MODULE
The hold-up times of the system with and without the proposed module are compared in the following. After a loss of the input power, the energy stored in the dc-link module (i.e., the dc-link capacitor and the capacitor connected to the dc source) will be solely delivered to the load. In the following analysis, the hold-up time t h is defined as the time duration between the start of the supply outage (i.e., i a = 0) and the voltage v d reduces to the minimum dc bus voltage V d,min . Fig. 4(a) shows the timing diagram of two consecutive hold-up intervals distinguished by the value of the modulation index M of the PWM modulator in Fig. 1 . Fig. 4(b) and (c) shows the equivalent circuits of the two intervals [0,t h1 ] and [t h1 , t h2 ], respectively. For the sake of simplicity in the analysis, the power loss of the voltage compensator is neglected and the dc-link module is connected to a constant power load P L . 
where
Based on (18)- (20) Δv
In this stage, the variation of v d is small. Thus, the current i d is assumed to be constant and is equal to I D . Thus
and
By applying the conservation of energy between the energy delivery from the whole dc-link module and the load consumption
Based on (25)
By substituting (26) into (22)
3) Stage II [t h1 , t h2 ]:
In this stage, the capacitors C and C DC are connected in series. At t h2 , the output voltage v d (t h2 ) = V d,min = ρV C . The final voltages across C and C DC can be expressed as
where Δx =
By applying the conservation of energy
It can be derived from (30) that
Based on (24) and (31), the hold-up time t h and the number of hold-up cycle N are
The hold-up time of the dc link with only a capacitor bank storing the same amount of energy is derived as follows. Let the corresponding dc-link capacitance required, the hold-up time, and hold-up cycle be C , t h , and N respectively. Thus, for the same amount of energy stored in C as with the dc-link module
By assuming that the ripple currents following through the dc-link capacitors with and without the voltage compensator are the same
Hence, by using (34) and (35)
Equations (32), (33), (36), and (37) will be used to compare the hold-up time with and without the proposed dc-link module. The design guidelines will be given in the next section. 
IV. DESIGN GUIDELINES FOR THE DC-LINK MODULE
The design guidelines for applications with and without holdup time requirements are given below.
A. Applications Without Hold-Up Time Requirement
Some applications, like electronic ballasts, do not have the hold-up time requirement. The dc-link module is used to balance the input and output power difference, and reduce the dc-link voltage ripple. Fig. 5 shows the energy storage E and instantaneous power p of the dc-link capacitor. The dc component of energy E 1 maintains a certain level of dc-link voltage. Only the ac component of E requires the power p for balancing the input and output power of the entire system. Therefore, with the proposed dc-link module, the energy storage elements are divided into two parts: one is stored in the reduced dc-link capacitor and the other one is stored in the voltage compensator. The theoretical minimum energy storage required is E min . In the practical design, the overall energy storage of the dc-link module is reduced to a certain level between E 1 and E min , for example, E 2 as illustrated in Fig. 5 .
The reduction of the dc-link capacitance is limited by the voltage stresses on the dc source capacitor and switching devices in the module. Assume that the load current i d is constant in the module. Based on (5), the dc-link capacitor current i C equals Δi a . Thus
The product of the dc-link capacitance and its peak ripple voltage is a constant. Thus, the minimum value of v DC equals |Δv C |. Fig. 6 shows the relationship between the value of C and v DC . Without the dc-link module, it requires a capacitance of C norm for meeting the design specification. Practically, the chosen value for C is larger than C norm in order to sustain the ripple current stress. Due to the aging effect of the capacitor changing from C norm to C norm , the peak-to-peak dc-link voltage ripple will increase from 2|Δv C,norm | to 2|Δv C,norm |. The design of the dc-link capacitance value C with the dclink module is a compromise among the allowable voltage level of v DC , and the stress on the capacitor C DC and the MOSFETs S 1 − S 4 . A smaller value of C requires higher voltage ratings of C DC and S 1 − S 4 . Moreover, a boundary capacitance C bd can be determined based on specifications of power electronic systems, availability, cost, and volume of different types of capacitors. It provides a guideline on the selection of capacitor type. For instance, power film capacitors can be applied in Choice 1 with a higher dc voltage on C DC , V DC,1 , as compared to that of Choice 2 with lower voltage V DC,2 in which E-Caps are used. Thus, with the aid of the dc-link module, the required dc-link capacitance can be reduced, making it possible to use capacitor of long lifetime, like power film capacitors, to ensure the lifetime of the entire power electronic system, or extend the performance lifetime even if there is a significant reduction in the capacitance of the dc-link capacitor due to the aging effect.
The value of C DC is determined by using (17) to limit the voltage ripple of v d . In the application example (a power factor corrector (PFC) front-end stage plus a dc-dc converter) discussed in Section V, with conventional E-Cap solution (without the voltage compensator)
According to (17) and (39), as m a1 ≤ 1, the voltage ripple across the output terminal of the dc-link module can be limited to lower than the one with conventional E-Cap solution by choosing C DC no less than half of the capacitance of the E-Cap, i.e.,
As the capacitor C DC withstands a low voltage stress, there are several choices in the practical implementation. One choice is to use low voltage E-Caps with high ripple current and long lifetime. Unlike the ones with high voltage ratings, they are available and cost-effective. Another choice is to use ceramic capacitor tank or low-voltage film capacitors. 
B. Applications With Hold-Up Time Requirement
For this type of applications, the determining factor for the energy storage is the required hold-up time rather than the voltage ripple specification. The design guidelines discussed are based on the analysis in Section III.
Figs. 7 and 8 show the graphical representations of (33) and (37) with β = 1 (the amplitude of the dc-link capacitor ripple current is equal to the value of the average load current), ρ = 0.8 (V d,min is 80% of the dc-link voltage prior to the supply outage), and μ = 0.02 (dc-link ripple voltage is 2% of the average dc-link voltage). It should be noted in the comparison that the factors λ and γ are for the proposed dc-link module containing an additional energy storage capacitor C DC . They appear in (37) as the comparison is based on the same energy storage. As depicted in Fig. 7 , with proper choices of λ (ratio between C and C DC ) and γ (ratio between v DC and |Δv C |), the number of hold-up cycles with the dc-link module can be increased. The shaded area of the λ -γ selection curves shown in Fig. 8 represents an extended hold-up time (i.e., N /N' > 1) . That means, with the same amount of energy storage in the dc link, 
V. EXPERIMENTAL VERIFICATIONS
An experimental ac-dc-dc converter test bed as shown in Fig. 9(a) has been built. It is constructed by connecting a 3-kW PFC-STMicroelectronics STEVAL-ISF001V1 to a 600 W phase-shifted FB dc-dc converter-Texas Instruments UCC28950EVM-442. An input LC filter composed of 1.47-μF film capacitors (1 and 0.47 μF in parallel) and a 20-μH inductor is applied to smooth the input current i d . The detailed circuit and operation of the phase-shifted FB dc-dc converter are discussed in [30] except for that the 330-μF input capacitor in the evaluation board is removed in the experiments. The PFC is supplied by an AC power source Kikusui PCR2000LA. The supply voltage is 220 V, 50 Hz. The output of the dc-dc converter is connected to an electronic load Kikusui PLZ1003W.The rated output voltage of the dc-dc converter is 12 V. The output capacitor bank C in the PFC is formed by connecting two 330 μF, 450 V E-Cap capacitors in parallel. According to the manufacturer's datasheet, the lifetime of the capacitors is 3000 h at 105
• C (12 000 h estimated at 85
• C and rated ripple current). Fig. 10(a) and (b) shows the startup transient and steady-state waveform of v C when the output is full load. The average dc voltage is 400 V and peak-to-peak ac ripple voltage (i.e., Δv C ) is 10.8 V. The settling time of the startup process is 150 ms. Fig. 10(c) shows the output current i out and v C when the output is suddenly changed from 10% load to full load. v C is momentarily dropped by 45 V and the settling time is 100 ms. Fig. 10(d) shows the corresponding waveforms when the output is suddenly changed from full load to 10% load. v C is momentarily jumped up by 37.7 V and the settling time is 150 ms. Fig. 10(e) shows the waveforms of v C , PFC input voltage v S , and output current i out when v S is suddenly turned off. v C reduces to 320 V (80% of 400 V) after 24.6 ms. Within this period, the dc-dc converter is still in normal operation. The measured steady-state RMS value of capacitor current and ESR of the capacitor bank is 1.7 A and 130 mΩ, respectively. Thus, the total power loss of the capacitor bank is estimated to be 0.38 W at full load.
The E-Cap bank is replaced by the proposed module. The circuit schematic of the module is shown in Fig. 9(b) . The power stage design of the voltage compensator follows the way to design a typical FB inverter as discussed in [29] . The input voltage level of the voltage compensator is selected according to the dclink capacitance (as shown in Fig. 6 ) and the modulation index of the SPWM controller. In the prototype, the modulation index is 0.5 under full-load condition to achieve a sufficient robustness margin and avoid over modulation. The dc-link capacitance is 120 μF (in the case without hold-up time requirement) with a peak-to-peak voltage ripple of about 50 V. Thus, the input voltage v DC is regulated at 50 V by setting a 5 V reference in the control stage. The switching frequency of the voltage compensator is 50 kHz. Components used in the power conversion stage and the key design parameters are listed in Table I . Two design cases are investigated. The first design has no hold-up time requirement, while the second one has the hold-up requirement. They are discussed as follows.
A. Without Hold-Up Time Requirement
A 120-μF (82% capacitance reduction) film capacitor with the lifetime of 100 000 h at 85
• C and rated ripple current is used to replace the capacitor bank. A 1000-μF, 63-V low-voltage E-Cap with the lifetime of 8000 h at 125
• C (128 000 h estimated at 85
• C and rated ripple current, which is comparable with the lifetime of the film capacitor) is used for the module, i.e., C DC . The voltage across C DC is designed to be 50 V. Fig. 11(a) shows the startup transient of the module output v d . The dc value of v d is 400 V. The settling time of the startup process is 75 ms. Fig. 11(b) shows the steady-state waveforms of the capacitor ripple voltage Δv C and module output ripple voltage Δv d , when the output is at full load. Their peak-to-peak ripple voltages are 49.1 and 3.9 V, respectively. Fig. 11(c) Fig. 11(e) and (f) shows the corresponding waveforms when the output is suddenly changed from full load to no load. v d is momentarily increased by 37.7 V and its settling time is 150 ms. Comparing Fig. 10(a) with Fig. 11(a) , and Fig. 10(b) with Fig. 11(b) , the startup time is shorter and the ripple voltage is smaller with the proposed module. As shown in Fig. 10(c) and (d), and Fig. 11(c) and (e), under the load change conditions, the transient responses of the system with the module are similar to the ones with the E-Cap bank. The total power dissipation of the module is around 1.5 W. From the perspective of the capacitor lifetime at 85
• C with a same ripple current design margin, the proposed module is estimated to have a lifetime more than eight times of that of the E-Caps without the voltage compensator.
B. With Hold-Up Time Requirement
The module is designed to achieve the same hold-up time with the electrolytic capacitors. Based on the design method described in Section IV, a 450-μF capacitor (32% capacitancereduction) is used for C and a 1000-μF, 63-V low-voltage electrolytic capacitors for C DC , corresponding to an overall energy storage of 72% of that with E-Caps solution without the voltage compensator. Fig. 11(g) shows the waveforms of v d , v S , v ab , and i out after v S is suddenly turned off under the full-load condition. Comparing Fig. 10(e) with Fig. 11(g) , the proposed module gives a similar hold-up performance to the electrolytic capacitor bank with 28% energy storage reduction.
Thus, the experimental results reveal that the proposed dclink module can reduce the required capacitance value for the dc-link capacitor without sacrificing the transient and steadystate responses of the whole system. Although the proposed module requires capacitors as the dc source, the voltage level is only 50 V, allowing the use of low-voltage capacitors of long lifetime. The only drawback is that there is an increase in the overall power loss by 1.12 W.
From the practical point of view, the use of E-Caps is still the low-cost solution. Then, even if the E-Cap bank is unchanged in the application, the proposed module allows a wide range of reduction in the dc-link capacitance (due to aging effect) without sacrificing the performance. For applications without the hold-up requirement, it allows the reduction of the dclink capacitance from 660 to 120 μF in the test. For applications with the hold-up time requirement, the module allows the reduction from 660 to 450 μF and 28% reduction of the overall energy storage in the dc-link module. The resulting effect will extend the life expectancy of the entire system from the perspective of reducing the chance of system failure due to aging of the dc-link capacitors. The proposed method has a distinct advantage for high-voltage applications, due to the fact that the voltage rating of power film capacitors is usually higher than that of E-Caps. With the proposed module, the dc-link capacitance can be reduced and a fewer number of high-voltage power film capacitors are used to replace the E-Caps.
VI. CONCLUSION
An active series voltage compensator for reducing the dc-link capacitance in a capacitor-supported power electronic system has been proposed. The implementation requires low-voltage devices only, as the dc-link module only handles ripple voltage in the dc-link and reactive power flow in the dc link. A detailed study on the dc and ac characteristics, stability analysis, and hold-up time performance has been given. The design guidelines for the dc-link module for applications with and without the hold-up time requirement have been described. The proposed method has been demonstrated on a two-converter system with the front-stage power factor corrector and second-stage of a dcdc converter. The performances with the capacitor bank only and the proposed dc-link module have also been compared.
APPENDIX

A. Proof of (6)
Based on (4) and (5), (6) is derived as follows: 
